Cisco UCS-CPU-E52650LB
1.70 GHz E5-2650L v2/70W 10C/25MB Cache/DDR3 1600MHz
Product images and accessories are provided by a content provider. Images may differ slightly from the original and are for illustrative purposes. Compatibility guarantee for accessories can not be guaranteed. The scope of delivery corresponds to the item description (if necessary identical item) Please note the product and condition description.
| Architecture Features: | Enhanced SpeedStep technology, Hyper-Threading Technology, Demand Based Switching, Execute Disable Bit capability, Intel Virtualization Technology, Intel 64 Technology, Intel Trusted Execution Technology, Intel Turbo Boost Technology 2.0, Intel AES New In |
|---|---|
| Cache: | 25 MB |
| Cache Memory Details: | 25 MB |
| Clock Speed: | 1.7 GHz |
| Compatible Processor Socket: | LGA2011 Socket |
| Designed For: | UCS C240 M3, C220 M3, B200 M3 |
| Included Accessories: | Heat sink |
| Installed Size: | 25 MB |
| Manufacturer: | Cisco Meraki |
| Manufacturing Process: | 22 nm |
| Max Turbo Speed: | 2.1 GHz |
| Number of Cores: | 10-core |
| Number of Threads: | 20 threads |
| PCI Express Configurations: | X16, x4, x8 |
| PCI Express Lanes Qty: | 40 |
| PCI Express Revision: | 3.0 |
| Processor Qty: | 1 |
| Product Type: | Processor |
| Thermal Design Power: | 70 W |
| Type / Form Factor: | Intel Xeon E5-2650LV2 |
| Version: | original |
| GPSR - economic actor: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
|---|---|
| GPSR - product manufacturer: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
| GPSR - EU responsible person: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
| EU Data-Act-Url: | https://www.cisco.com/site/de/de/about/sitemap.html |
| Warnings: | Warnings Processors International.pdf |
| Safety instructions: | Safety instructions Processors International.pdf |
| Architecture Features: | Enhanced SpeedStep technology, Hyper-Threading Technology, Demand Based Switching, Execute Disable Bit capability, Intel Virtualization Technology, Intel 64 Technology, Intel Trusted Execution Technology, Intel Turbo Boost Technology 2.0, Intel AES New In |
|---|---|
| Cache: | 25 MB |
| Cache Memory Details: | 25 MB |
| Clock Speed: | 1.7 GHz |
| Compatible Processor Socket: | LGA2011 Socket |
| Designed For: | UCS C240 M3, C220 M3, B200 M3 |
| Included Accessories: | Heat sink |
| Installed Size: | 25 MB |
| Manufacturer: | Cisco Meraki |
| Manufacturing Process: | 22 nm |
| Max Turbo Speed: | 2.1 GHz |
| Number of Cores: | 10-core |
| Number of Threads: | 20 threads |
| PCI Express Configurations: | X16, x4, x8 |
| PCI Express Lanes Qty: | 40 |
| PCI Express Revision: | 3.0 |
| Processor Qty: | 1 |
| Product Type: | Processor |
| Thermal Design Power: | 70 W |
| Type / Form Factor: | Intel Xeon E5-2650LV2 |
| Version: | original |
| GPSR - economic actor: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
|---|---|
| GPSR - product manufacturer: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
| GPSR - EU responsible person: | Cisco Systems GmbH, Deutschland, Parkring 20, Garching, 85748, info-center@cisco.com |
| EU Data-Act-Url: | https://www.cisco.com/site/de/de/about/sitemap.html |
Luca-Eric Junghans is your contact person for: